



PATENT ABSTRACTS OF JAPAN

(11) Publication number: **08317385 A**(43) Date of publication of application: **29.11.96**

(51) Int. Cl

H04N 7/24**G06T 9/00****H03M 7/30**(21) Application number: **07119688**(22) Date of filing: **18.05.95**(71) Applicant: **MATSUSHITA ELECTRIC IND CO LTD**(72) Inventor: **TSUDA KENJIRO
SUMINO SHINYA**(54) **IMAGE ENCODER AND DECODER**

outputted as an encoded signal 1012.

(57) Abstract:

COPYRIGHT: (C)1996,JPO

PURPOSE: To provide the image encoder and decoder with which efficiency is improved by performing vector quantization to an intermediate level value but performing hierarchical ternary pattern encoding to binary information while utilizing that the intermediate level value of area shape/transmission degree information as an input signal is low and the distribution of picture element values is made eccentric to a binary value.

CONSTITUTION: A vector quantizing means 1004 performs the vector quantization to a block signal 1003, for which an input signal 1001 of the area shape/transmission degree information is divided by a block means 1002, and outputs an index signal 1005 and a vector quantized pattern signal 1006. The vector quantized pattern signal 1006 is converted to a ternary pattern signal 1008 by a ternarizing means 1007, further hierarchized by a hierarchizing means 1009 and outputted as a hierarchized pattern signal 1010. These hierarchized pattern signal 1010 and index signal 1005 are encoded by a code train generating means 1011 and

